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P71 ABSTRACT 
A high speed CMOS formed on a single semiconductor 
substrate includes a DMOS having an asymmetric chan- 
nel and a VMOS with a relatively short channel length. 
The short channel length of the VMOS is achieved by: 
(1) forming a double diffusion along one edge of a V 
groove, or (2) ion implanting boron into the apex of the 
V groove and diffusing a single layer to a relatively 
deep depth along both edges of the groove. 
16 Claims, 11 Dr&wLg Figures 
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COMPLEMENTARY DMOS-WOS INTEGRATED 
CIRCUIT STRUCmTRE 
ORIGIN OF THE INVENTION 
The invention described herein was made by an em- 
ployee of the United States Government and may be 
manufactured and used by or for the Government for 
governmental purposes without the payment of any 
royalties thereon or therefor. 
BACKGROUND OF THE INVENTION 
The present invention relates generally to transistors 
and more particularly to metal oxide semiconductor 
transistors. 
Complementary metal oxide semiconductor (CMOS) 
transistors have received wide acceptance in digital 
circuitry because of the relatively small amount of 
power required thereby and the relatively high packing 
densities thereof, enabling many devices to be formed 
on a single integrated circuit (IC) chip. One transistor of 
a CMOS pair is formed by diffusing a relatively deep 
semiconductor well into a semiconductor substrate. A 
channel is formed in the well by diffusing two spaced 
layers into the well. An oxide layer covers the well and 
a portion of the two layers. Ohmic contacts are formed 
by metallizing the two diffusion layers comprising the 
channel and the oxide layer, whereby source, drain and 
gate electrodes are provided. The other, complemen- 
tary transistor is formed by diffusing a pair of layers into 
the substrate to form a second channel. An oxide layer 
covers the second channel, as well as a portion of the 
two diffused layers of the second transistor. Ohmic 
metallized contacts are formed on the diffused layers 
and over the oxide of the semiconductor to provide the 
source, drain and gate electrodes of the second transis- 
tor. The gate electrodes of the two transistors are con- 
nected together. 
Problems with the conventional prior art devices are: 
(1) a relatively slow response time, (2) relatively low 
transconductance which results in low gain, and (3) low 
breakdown voltage in response to the signal applied to 
the gate electrodes. 
In one improved conventional prior art device a 
CMOS integrated circuit utilizes a symmetrical double 
diffused N-channel metal oxide semiconductor 
(DMOS) transistor and a P-channel metal oxide semi- 
conductor (MOS) transistor. The response time of such 
a CMOS is limited by slow response time of the P-chan- 
ne1 MOS, which is one of the aforementioned problems 
with conventional prior art devices. Because of the 
symmetrical properties of the DMOS, charged carriers 
flowing across the channel are both accelerated and 
decelerated causing a further response time impairment. 
The described CMOS integrated circuit appears to have 
improved packing density characteristics relative to the 
conventional CMOS, is easier to fabricate than the con- 
ventional CMOS, and has a faster response time than 
the conventional CMOS. 
I 
It has been previously realized that improved re- 60 
sponse times in MOS transistors can be obtained by 
employing an asymmetrical double diffused channel. In 
an asymmetrical DMOS transistor, a channel exists in 
the substrate between a pair of diffused layers (the dou- 
ble diffused layers) and a single diffused layer. A source 65 
region is formed by first diffusing a relatively low con- 
centration P type dopant into a lightly doped or intrin- 
sic substrate. Into the P layer is diffused an N+ layer 
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that is completely surrounded by the P diffused layer. 
The drain region is formed by diffusing N+ dopant into 
the substrate, whereby the channel subsists between the 
P diffused layer and the N+ layer of the drain region. 
The asymmetrical, DMOS has a relatively fast response 
time because charged particles, as they flow across the 
channel, are only accelerated to the drain electrode; 
there is no deceleration and acceleration of the charged 
particles as they flow across the channel, as exists in the 
symmetrical DMOS. Attempts to form a CMOS out of 
a pair of opposite conductivity DMOS' have not been 
successful because of the cumbersomeness of the result- 
ing structure, causing low packing densities and diffi- 
culties in fabrication. 
SUMMARY OF THE INVENTION 
In accordance with one aspect of the present inven- 
tion, the results are achieved by forming an integrated 
circuit CMOS including an asymmetrical double dif- 
fused metal oxide semiconductor transistor (DMOS) as 
one of the devices, and a V-notched metal oxide semi- 
conductor transistor (VMOS) as the other transistor of 
the pair. The V-notched transistor has a fast response 
time because it has a relatively short channel length. 
The short channel length is achieved without sacrific- 
ing the voltage breakdown characteristics of the device. 
In one configuration, the relatively short length is ob- 
tained by double diffusing relatively high concentra- 
tions into a well whereby double diffused layers subsist 
along one edge of the V notch, while a single diffused 
layer subsists along the other edge of the notch. The 
channel is formed through the lower diffused layer on 
the double diffused edge, between the well and the 
other diffused layer on the double diffused edge. 
The V notch is formed on a plane having a crystalline 
surface state of < I l l >  in a substrate having a crystal- 
line structure of < 100 >. The resulting structure results 
in a shift in threshold voltage of the well so the well has 
a low impedance with zero bias applied to a metallized 
gate electrode that covers an oxide layer formed over 
exposed portions of the well and diffusion layers in the 
notch. With zero bias, the lower level of the double 
diffused layer is cut off; turn on is achieved by applying 
a forward bias voltage to the gate electrode to cause 
charges to flow across the relatively short length of the 
lower diffusion layer. There is a relatively high break- 
down voltage for the device because the avalanche 
current, which must be achieved before breakdown 
results, must be through the relatively high concentra- 
tion of the P+ channel of the double diffused edge to 
the diffusion layer along the other edge of the notch. 
In accordance with another embodiment, a single 
diffusion layer is formed, to a relatively great depth, 
along each edge of the V notch. In the V notch, boron 
is ion implated to increase the P-well concentration to 
m u r e  that the channel is not inverted to N type by the 
<111> surface orientation. Fast response time is 
achieved because of the relatively short distance of the 
:hannel, around the notch apex, between the two dif- 
Fused layers. 
It is realized that VMOS devices are known in the art, 
nowever, the devices in the prior art are not comple- 
nentary, nor are they in combination with DMOS', and 
n particular, DMOS' having asymmetrical channels. 
41~0, the prior art devices do not include a double dif- 
'used channel along one edge of the V notch. While 
iome of the prior art devices are complementary, they 
ire not, in fact, true V notch devices because the V 
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merely mechanically isolates two separate, opposite 
conductivity type MOS devices. No conduction path 
exists around the apex of the V for carriers of a single 
MOS transistor. 
Hence, there are in the present invention three sepa- 5 
rate and distinct inventive structural conceDts. viz: (1) a 
CMOS formed on a single integrated circkt subsir& 
with a DMOS forming one transistor and a VMOS 
forming the complementary transistor; (2) a CMOS 
with a pair of complementary transistors, one of which 
is a DMOS having an asymmetrical channel; and (3) a 
VMOS with a double diffused channel along one edge 
of the V notch. With regard to item (3), it is necessary 
to precisely control the location of the V notch to as- 
sure that one edge of the notch includes a pair of double 
diffused layers, while the other edge of the notch in- 
cludes but a single layer. The three inventive concepts 
can be incorporated together to provide maximum ben- 
eficial results, or they can be independent, as the need 
dictates. 
It is, accordingly, an object of the present invention 
to provide a new and improved metal oxide semicon- 
ductor transistor and method of making same. 
Another object of the invention is to provide a new 
and improved integrated CMOS circuit. 
A further object of the invention is to provide a rela- 
tively high speed CMOS that is relatively immune to 
outer space radiation, has a relatively high voltage 
breakdown, relatively high transconductance and is 
capable of high packing densities. 
A still further object of the invention is to provide a 
new and improved method of fabricating a VMOS. 
Another object of the invention is to provide a 
method of fabricating a VMOS having double diffused 
layers along one edge and a single diffused layer along 
another edge of the V notch. 
Advantageously, the substrate is a lightly doped, N 
type semiconductor, the asymmetrical DMOS device is 
a P channel transistor, and the VMOS is an N channel 
transistor. 
The above and still further objects, features and ad- 
vantages of the present invention will become apparent 
upon consideration of the following detailed description 
of several specific embodiments thereof, especially 
when taken in conjunction with the accompanying 
drawings. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
FIG. 1 is a perspective view of one embodiment of a 
CMOS including an asymmetrical DMOS and a 
VMOS, in accordance with one embodiment of the 
invention wherein the VMOS includes a double dif- 
fused layer along one edge of the V notch; 
FIG. 2 is a perspective view of a second embodiment 
of a CMOS including a DMOS and a VMOS having 
relatively deep diffused layers that are separated from 
each other by ion implanted boron around the apex of 
the V notch; and 
FIGS. 3-11 are illustrations of the steps employed in 
fabricating the device of FIG. 1. 
DESCRIPTION O F  THE PREFERRED 
EMBODIMENTS 
Reference is now made to FIG. 1 of the drawing 
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wherein there is illustrated a lightly doped N type sub- 65 
strate 11 (N-), having a <loo> crystalline structure 
and a conductivity of 5 to 10 ohm.cm. Formed on inte- 
grated circuit substrate 11 is an asymmetrical, P channel 
I 
double diffused metal oxide semiconductor (DMOS) 
transistor 12 and an N channel metal oxide semiconduc- 
tor transistor 13 having a V notch; transistor 13 is re- 
ferred to as a VMOS. DMOS 12 and VMOS 13 are 
interconnected with each other to form a pair of com- 
plementary metal oxide semiconductor (CMOS) transis- 
tors. . 
DMOS 12 includes a lightly doped P (P-) region 14 
that is diffused to a relatively deep depth in substrate 11 
to form a well. A similar P- well 15 is diffused into 
substrate 11 to form a well. The P- well 15 is diffused 
into substrate 11 as a part of VMOS 13. N layer 16 is 
diffused into and abuts against a portion of well 14 
adjacent one of the boundaries between the well and 
substrate 11, as well as into and in abutting relationship 
with the portion of substrate 11 adjacent well 14. A 
heavily doped P (P+) layer 17 is diffused into and abuts 
against layer 16 to complete the asymmetrical double 
diffused channel across layer 16, between layer 17 and 
well 14, as indicated by LD Layer 17 forms a source 
region of DMOS 12. A drain region for DMOS 12 is 
formed by diffusing a P + layer 18 along the side of well 
14 remote from layers 16 and 17 and into the adjoining 
portion of substrate 11, so that layer 18 abuts against 
these portions of well 14 and substrate 11. For biasing 
purposes, a heavily doped N (N+) layer 19 is diffused 
into and abuts against substrate 11 at a region remote 
from well 14, and in closest proximity to the edge where 
double diffusion layers 16 and 17 are located, but in 
spaced relationship to the double diffusion layers. 
Insulating oxide layer 21 extends over the top of 
substrate 11, from the portion of P+ layer 17 adjacent 
N layer 16 to the portion of P+  layer 18 adjacent well 
14; oxide layer 21 thereby extends over all of layer 16 
and well 14. Oxide layer 22 extends over the surface of 
substrate 11 from the other side of P+  layer 17 adjacent 
N layer 16, to N+  layer 19; layer 22 thereby extends 
over all of layer 16 and substrate 11 between layers 17 
and 19. 
Source, drain and gate metal electrodes for DMOS 12 
are formed by applying thin aluminum films 23, 24 and 
25 over oxide layers 21 and 22, and into contact with 
diffused layers 17, 18 and 19. In particular, aluminum 
layer 23 is deposited over oxide layer 22 and into ohmic 
contact with diffused layers 17 and 19 to form a source 
electrode for DMOS 12. A gate electrode for DMOS 12 
is formed by depositing aluminum layer 24 over oxide 
layer 21 so that the aluminum layer projects over the 
edges of P+ regions 17 and 18, as well as over well 14 
and the portion of N layer 16 between layer 17 and well 
14. Of course, metal layer 24 is separated from each of 
layers 16, 17 and 18, as well as well 14, by insulating 
oxide layer 21. The drain electrode for DMOS 12 is 
formed as an ohmic contact by aluminum layer 25 over 
P+  layer 18. 
V notch 31 is formed in the <111> crystalline plane 
of substrate 11, utilizing known etching techniques. 
Along the wall or edge of notch 31 remote from DMOS 
12, a double diffused configuration is established by 
diffused P+  layer 32 and N+ layer 33. Mutually abut- 
ting layers 32 and 33 extend against the wall of notch 31. 
Layer 32 is diffused into and abuts against well 15, and 
extends underneath layer 33, to the edge of layer 33, at 
which point layer 32 extends to the surface of substrate 
11. On the other wall of V notch 31, an N+ layer 34 is 
diffused into and abuts against well 15. P+ layer 32 
extends across the common boundary between well 15 
and substrate 11. 
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Covering V notch 31, as well as part of the exposed ously pointed out, the VMOS device inherently has a 
surfaces of N+  layers 33 and 34, is an insulating oxide high breakdown voltage. 
layer 35 that is integral with oxide layer 21, by virtue of The device operates in the normal manner of a 
oxide strip 36 that extends between the two oxide lay- CMOS. In particular, in response to a zero bias being 
ers. The boundary between p+ and N+ layers 32 and 5 applied to the substantially short circuited gate elec- 
33, on the surface of substrate 11, is covered with oxide, trodes of DMOS 12 and VMOS 13, as formed by alumi- 
insulating layer 37 to provide required electrical is&- num layer 24, P channel transistor 12 is in a conducting 
tion, Electrical isolation between DMOS 12 and VMOS state SO that current flows from a positive source biasing 
13, on the surface of substrate 11, is also provided by layer 23 through the P channel formed between layer 17 
oxide layer 25ia, that is spaced from all segments of 10 and well 14 to the drain electrode formed by aluminum 
oxide layers 21,35 and oxide strip 36 by aluminum layer layer 25. Simultaneously, VMOS transistor 13 is in a 
25. ~ l ~ ~ i ~ ~ ~  layer 25 is in ohmic contact with N+ cutoff state because the N channel, between well 15 and 
layer 34, on the surface of substrate 11, to form a source N +  region 33 is cut Off, and the to 
electro& for the N channel VMOS transistor 13. ne ahminum layer 23 is supplied to a load that is connected 
gate electrode for VMOS 13 is formed by metal layer 15 to aluminum layer 25. In response to a positive bias 
portion of oxide layer 35. A drain electrode for VMOS Of VMoS l3 
13 is formed by aluminum layer 38 that is in a relatively low impedance state, whereby the 
N+  layer 33. Insulating layers 39 and 46) are grown 20 channel to aluminum layer 25, causing the voltage at an 
abutment with inner portions of N+  layer 19 and of P+ level. The DMOS and VMOS devices 12 and 13 have been layer 32 to provide electrical isolation between the fabricated with channel lengths of between 0.5 and 1.0 
that are formed on substrate 11. mately 2 gHz were formed, with maximum transcon- 
for VMoS I3 is formed vertically ductances of 190 micromhos for P channel transistor 12 
through '+ layer 32' between l5 and N+ layer and 490 micromhos for N channel transistor 13. The N 
33. Because the V notch is formed in the < 111 > planes channel and channel transistor widths were mils 
24, that extends behind oxide strip 36 and into the V being applied to aluminum layer the Of 
DMoS l2 is cut Off, the 
oxide 
layer 37 and is in ohmic contact with p+ layer 32 and ground potentid Of layer 38 is coup1ed through the 
along the remote edges of metal layers 23 and 38, in Output connected to layer 25 to be at ground 
device and Other devices (not shown) 25 microns. Devices having cutoff frequencies of approxi- 
The 
Of substrate ll? there is a 
from N+ region 34 to p+ region 32, around the apex Of 
notch 31 in response to a zero gate bias being t' 
fore, exists through '+ layer 32, 
tive gate voltage being 
low impedance path 30 and 0.7 mils, respectively. The absolute value of the 
threshold voltage of the individual devices were be- 
tween 0.8 and 4.0 volts; the the device was found to 
to 15 volts for the voltage applied to alluminum layer 
In accordance with a modification of the device, as 
aluminum layer 24. An N channel cut off region* there- 
short length, as indicated by L, In response to a posi- 35 23. 
occurs through P+ layer 32 because of the electrostatic illustrated in FIG. 2, VMOS 13 includes only one N+ 
field Produced in the layer by the voltage in the v diffusion layer 42 and 43, on each edge of V notch 31. 
portion of layer 24. For this reason, it is essential that L~~~~~ 42 and 43 are diffused into well 15 to approxi- 
the notch 40 mately the same depth as the combined depths of layers 
31 to a depth at least equal to the depth Of layer 32* 32 and 33, so that a relatively short channel length 
notch to be formed so that subsists around the apex of the V notch through well 15, 
layers 32 and 33 subsist along only one edge of notch 31. between layers 42 and 43. To establish a channel around 
Because the length across the channel formed be- the apex of the V notch through well 15 and retain the 
tween well 15 and layer 33 is SO shorty an order of mag- 45 high voltage breakdown characteristics of the device, a 
nitude less than in conventional MOS technology, scat- mass of boron ions 44 is implanted into well 15 in the 
tering limited carrier Velocity OcCurS, to minimize the vicinity of the apex of notch 31. The short channel 
transit time Of carriers across the channel. There iS a length also retains the high frequency characteristics of 
resulting reduction, by an order of magnitude, in Propa- the device. Typically, the boron ions are implanted to a 
gation delay across the channel, with a similar reduction 50 concentration of 5 x 101 1 carriers per square centime- 
in the propagation delay-power product of the device. ter, in the vicinity of the apex. 
Because avalanche current conditions do not exist in Reference is now made to FIGS. 3-11 wherein the 
well 15, between N+ layer 34 and p+ region 32 while process of forming the device illustrated in FIG. 1 is 
zero bias is applied to the gate electrode comprising illustrated in a step-by-step manner. An N- <loo> 
aluminum layer 24, the breakdown characteristics of the 55 substrate 11, having a conductivity of 5-10 ohm.cm has 
device are not impaired by the short channel length. silicon dioxide layers 51, 52 and 53 defined thereon. 
The device has a fast response time because both the Layers 51,52 and 53 are formed by conventional photo- 
DMOS and VMOS transistors 12 and 13 have high lithographic masking techniques. P- wells 14 and 15 
speed channels. The asymmetric DMOS has fast transit are then formed by diffusing dopant into the exposed 
time across the channel because a carrier is accelerated 60 surface of substrate 11, between the spaced areas of 
as it crosses the channel between layer 17 and well 14. oxide layers 51, 52 and 53, as illustrated in FIG. 4. A 
In contrast, in the symmetric DMOS configuration, a mask then covers the structure by oxide layers 55 and 56 
carrier is both accelerated and decelerated as it crosses that are grown over wells 14 and 15. A portion of oxide 
the relatively short channel length. Because double layer 52 is etched away, to the left of P- region 14 to 
diffusion in DMOS 12 occurs only on the side of the 65 form groove 54. N region 16 is then formed by diffusion 
device where the source electrode is located, there is a through slot 54, as illustrated in FIG. 5. A very thin 
relatively high voltage breakdown between the source silicon dioxide layer is then grown so that the entire 
and drain electrodes of the DMOS device; as was previ- substrate is covered by oxide layer 57, having a rela- 
operate satisfactorily for supply voltages ranging from 2 
a 
to layer conduction 
Portion Of layer 24 extend into 
it for the 
9 
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tively narrow thickness &mediately above most of Aluminum is evaporated over the entire substrate and 
layer 16, and a considerably greater thickness over the then through conventional photolithographic tech- 
remainder of substrate 11. niques metal layers 23, 24, 25 and 38 are formed by 
A mask is then placed over oxide layer 57 and the well-known selective etching techniques. 
oxide layer is etched to form grooves 58, 59 and 60 in 5 The device illustrated in FIG. 2 is formed similarly to 
layer 57. Groove 58 exposes diffusion layer 16, while the device of FIG. 1. However, in forming the device of 
grooves 59 and 60 expose portions of wells 14 and 15, FIG. 2, a single, relatively deep N+ layer is formed in 
along one side of the wells, as well as the adjacent por- well 15, instead of the relatively deep P+ well 32, as 
tions Of substrate 11, as illustrated in FIG. 6. P+ layers indicated in FIG. 7. V notch 31 is formed, as indicated 
17, 18 and 32 are diffused into grooves 58,59 and 60, as 10 in FIG. 9, and boron ions are then implanted into the v 
illustrated in FIG. 7. Grooves 62 and 63 are then formed notch by utilizing conventional techniques, The oxide 
by etching portions Of silicon dioxide layer 57. Groove and metal liiyers are then formed as described supra in 
62 is etched to the left of the double diffused region connection with the embodiment of FIG. 1. 
including layers 16 and 17, while groove 63 is etched While there have been described and illustrated sev- 
across a majority of diffused layers 15 and 32 forming 15 eral specific embodiments of the invention, it will be 
spaced oxide layers 6465 and 66. As indicated in FIG. clear that variations in the details of the embodiments 
8, N+ layers 19 and 67 are then diffused into the spaces 
formed by grooves 62 and 63. N+ layers 19 and 67 are 
diffused to a depth that iS less than the depth Of P+ 
specifically illustrated and described may be made with- 
out departing from the true spirit and scope of the in- 
vention as defined in the appended claims. layer 32 so that a double diffused layer is formed in well 20 
15. 
The next series of steps involves forming V notch 31 
in diffused layers 15, 32 and 67. T o  this end, a mask is 
placed over the substrate, which mask has an opening 
edge of the mask is above layer 67, to the exclusion of 
layer 32, while the other edge of the mask is above both 
layers 67 and 32. As illustrated in FIG. 9, the V groove 
What is claimed is: 
1. A metal oxide semiconductor transistor compris- 
a region of a first semiconductivity type; 
a V-notch extending into said region; 
ing: 
that projects above the center of well 15, so that one 25 a first doped layer abutting said region and a portion 
of a fust edge of said V-notch, said first layer being 
of a second conductivity type; 
is then formed by applying an etchant solution of water 
and N2H4 (hydrazine) at 100" C. or a solution of potas- 30 
a second doped layer having a portion thereof abut- 
ting said region and a portion Of a second edge Of 
said V-notch, said second layer being of said first 
conductivity type and having a carrier concentra- 
tion greater than said region; 
from said region and abutting another portion Of 
said second edge of said V-notch, said third layer 
being of said second conductivity type; 
a first insulating layer abutting said region and said 
fust. second. and third lavers in contact with said 
sium hydroxide, at 80" C. The etchant solution is self- 
stopping in the <111> crystalline plane of substrate 11 
at a depth of approximately 70% of the opening of the 
extends into substrate 11 so that one edge of the notch 35 
intersects the left portion of diffusion layer 67 and well 
15, while the other edge of the V notch intersects well 
15, diffusion layer 32 and the right portion of layer 67. 
Thereby, layers 33 and 34 (FIG. 1) on opposite sides of 
mask. By proper alignment of the mask, the V notch a third doped layer abutting said S?cond layer remote 
~- 
the V notch are formed. 
A mask is then placed over the substrate and the 
oxide layers are selectively etched to form slits 72, 73 
and 74 in oxide layer 64, as illustrated in FIG. 10. Slits 
72 and 74 cover P+ layers 17 and 18; slit 73 also covers 
the region extending to the left of the right edge of P+ 
region 17, over the right segment of N region 16 and 
over most of P- well 14, just to the left of P+ region 
18. Slit 7% extends over a central portion of P+ region 
18. 1300 A thick oxide layers 21 and 35 are then grown 
in slits 72, 73 and 74, as well as in V notgh 31, and to 
either side of the V notch. These 1300 A thick oxide 
regrowth layers form oxide layers 21 and 35 of DMOS 
12 and VMOS 13. A mask is then placed over the sub- 
strate and the oxide layers are etched to the surface of 
substrate 11 to form grooves 75,76,77,78,79 and 80 in 
the oxide layer as illustrated in FIG. 11. Each of 
grooves 75-80 extends all the way to the surface of 
substrate 11 forming oxide layers 39,22, portions 82 and 
83 of oxide layer 64,35,37 and 81. Grooves 75,76 and 
77 are respectively coincident with grooves 62, 72 and 
74, except for the depth of the grooves in the latter 
instances. Groove 78 subsists between oxide layer 35 in 
the groove 31 and oxide layer 25a to expose N+ layer 
34. Slot 79 extends between the right side of oxide laver 
40 first and second edges 0; said V-notch, said first 
insulating layer further contacting portions of said 
fust and third layers remote from said V-notch; 
a second insulating layer spaced from said first insu- 
lating Iayer and abutting another portion of said 
third layer remote from said V-notch and abutting 
a portion of said second layer remote from said 
V-notch; 
a fust electrode in ohmic contact with another por- 
tion of said first layer remote from said V-notch; 
a second electrode covering said second insulating 
layer having a portion thereof in ohmic contact 
with said third layer between said first and second 
insulating layers and another portion thereof in 
ohmic contact with another portion of said second 
layer remote from said V-notch; 
45 
50 
55 
a third electrode abutting said fust insulating layer; 
said region having a relatively low impedance from 
said fust layer, along said first edge of said V- 
notch, around the apex of said V-notch, and along 
said second edge of said V-notch to said second 
layer in response to a zero bias being applied to said 
third electrode; and 
said second layer forming a stopping channel there- 
through to electron conductance during said zero 
60 
35 and the left side of oxide layer $7 to expose N+ laier 65 
33. Groove 80 extends between the right edge of oxide 
layer 79 and the left comer of oxide region 81 to expose 
P+ layer 32. 
biasing and forming a short channel length electron 
conductance path therethrough with fast response 
time in response to a positive bias being applied to 
said third electrode. 
9 
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2. The transistor of claim 1 further including a semi- 
conductor substrate for said region, said substrate being 
of said second conductivity type and having a <1QQ> 
crystal structure, said V notch being formed in <111> 
stopping planes of said substrate. 
3. The transistor of claim 2 wherein said first and 
second conductivity types are respectively P and N. 
4. A metal oxide semiconductor transistor compris- 
ing: 
portion thereof abutting said substrate remote from 
said first layer, said third layer being of said first 
conductivity type, 
an insulating layer abutting a portion of said second 
and third layers and covering said first layer and 
said region, 
a source electrode in ohmic contact with another 
portion of said second layer, 
a drain electrode in ohmic contact with another por- 
5 
a region of a first semiconductivity type; 10 
a V-notch extending into said region; 
a first doped layer abutting said region and a portion 
of a first edge of said V-notch, said first layer being 
of a second conductivity type; 
a second doped layer having a portion thereof abut- 15 
ting said region and a portion of a second edge of 
said V-notch, said second layer being of said first 
conductivity type and having a carrier concentra- 
tion of said third layer, 
a gate electrode in abutting contact with said insulat- 
ing layer, and 
said first layer forming an asymmetrical channel 
therethrough of said first conductivity type be- 
tween said second and third layers and having an 
impedance controlled by the voltage applied be- 
tween said gate and said drain electrodes; 
a second metal oxide semiconductor transistor 
tion greater th& said region- 
a third doped layer abutting said second layer remote 20 
from said region and abutting another portion of 
said V-notch, said third layer being of said second 
conductivity type; 
an insulating layer abutting said region and said fust, 
second, and third layers in contact with said first 25 
and second edges of said V-notch, said insulating 
layer further contacting portions of said first and 
third layers remote from said V-notch; 
a first electrode in ohmic contact with another por- 
tion of said first layer remote from said V-notch; 30 
a second electrode having a portion thereof in ohmic 
contact with another portion of said third layer 
remote from said V-notch and another portion 
thereof in ohmic contact with a portion of said 
second layer remote from said V-notch; 
formed in said substrate, said second transistor 
including; 
source, drain and gate electrodes, and 
a channel 3f said second conductivity type having an 
impedance controlled by the voltage applied be- 
tween said gate and said drain electrodes; 
said drain and source electrodes of said first and sec- 
ond transistors respectively being formed by a 
common metal electrode in ohmic contact with 
opposite conductivity doped layers of said first and 
second transistors respectively; and 
said gate electrodes of said first and second transistors 
being substantially short circuited together. 
7. The device of claim 6 wherein said second transis- 
a region formed in said substrate remote from said 
region of said fust transistor, said region being of 
said first conductivity type; 
tor further includes: 
35 
a third electrode abutting said insulating layer; 
said region having a relatively low impedance from a V-notch extending into said region; 
said fust layer, along said first edge of said V- a fust doped layer abutting a portion of a fust edge of 
notch, around the apex of said V-notch, and along said V-notch, said first layer being of said second 
said second edge of said V-notch to said second 40 conductivity type; 
layer in response to a zero bias being applied to said a second doped layer abutting a portion of a second 
third electrode; and edge of said V-notch opposed from said fust layer, 
said second layer forming a stopping channel there- said second layer being of said second conductivity 
type; 
biasing and forming a short channel length electron 45 an insulating layer abutting said region and said first 
conductance path therethrough with fast response and second layers in contact with said first and 
time in response to a positive bias being applied to second edges of said V-notch, said insulating layer 
said third electrode. further contacting portions of said first and second 
5. The transistor of claim 4 further including a semi- layers remote from said V-notch; and 
conductor substrate for said region, said substrate being 50 said gate electrode for said second transistor being in 
of said second conductivity type and having a <loo> contact with said insulating layer. 
crystal structure, said V notch being formed in <111> 8. The device of claim 7 wherein said first layer of 
stopping planes of said substrate. said second transistor abutts said region of said second 
6. An integrated circuit CMOS device comprising: transistor. 
a semiconductor substrate; 9. The device of claim 8 further including a third 
a first metal oxide semiconductor transistor formed in doped layer between said region of said second transis- 
said substrate, said first transistor including; tor and said second layer of said second transistor, said 
a region of a first conductivity type formed in a por- third layer having a portion thereof abutting said region 
tion of said substrate, of said second transistor and another portion of said 
a first doped layer having a portion thereof abutting 60 second edge of said V-notch, said third layer having 
said region and another portion thereof abutting another portion thereof abutting said substrate, and said 
said substrate, said first layer being of a second third layer being of said first conductivity type and 
conductivity type, having a carrier concentration greater than the conen- 
a second doped layer abutting said first layer remote tration of said region of said second transistor, whereby 
from said region and said substrate, said second 65 said channel for said second transistor is formed 
layer being of said first conductivity type, through said third layer. 
a third doped layer having a portion thereof abutting 10. The device of claim 9 wherein said region of said 
said region remote from said first layer and another second transistor has a relatively low impedance from 
through to electron conductance during said zero 
55 
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said first layer of said second transistor, along said first impedance controlled by the voltage applied be- 
edge of said V-notch, around the apex of said V-notch, tween said gate and said drain electrodes; 
and along said second edge of said V-notch to said third a second metal oxide semiconductor transistor 
layer in response to a zero bias being applied to said gate formed in said substrate, said second transistor 
electrode of said second transistor. 5 including; 
11. The device of claim 10 wherein said third layer of a region formed in said substrate remote from said 
said second transistor froms a stopping channel there- region of said first transistor, said region being of 
through to electron conductance during said zero bias- said first conductivity type, 
ing and forming a short channel length electron con- 
ductance path therethrough with fast response time in 10 
response to a positive bias being applied to said gate 
electrode of said second transistor. 
12. The device of claim 11 wherein said substrate has 
a <loo> crystalline structure and said V notch is 
formed in <111> stopping planes of said substrate. 
13. The device of claim 8 wherein said second layer 
of said second transistor has a portion thereof abutting 
said region of said second transistor and another portion 
abutting said substrate. 
in said region of said second transistor in the vicinity of 
the apex of said V-notch to a concentration to provide 
a relatively large breakdown voltage between said first 
and second layers of said second transistor, said channel 
of said second transistor being of relative short length 25 
from said first layer of said second transistor, around the 
apex of said V-notch to said second layer of said second 
transistor. 
15. An integrated circuit CMOS device comprising: 
a semiconductor substrate; 
a first metal oxide semiconductor transistor formed in 
said substrate, said first transistor including; 
a region of a first conductivity type formed in a por- 
tion of said substrate, 
a first doped layer having a portion thereof abutting 35 
said region and another portion thereof abutting 
said substrate, said first layer being of a second 
conductivity type, 
a second doped layer abutting said first layer remote 
from said region and said substrate, said second 40 
layer being of said first conductivity type, 
a third doped layer having a portion thereof abutting 
said region remote from said first layer and another 
portion thereof abutting said substrate remote from 
said first layer, said third layer being of said first 45 
conductivity type, 
an insulating layer abutting a portion of said second 
and third layers and covering said first layer and 
said region, 
a source electrode in ohmic contact with another 50 
portion of said second layer, 
a drain electrode in ohmic contact with another por- 
tion of said third electrode, 
a gate electrode in abutting contact with said insulat- 
ing layer, and 
said first layer forming an asymmetrical channel 
therethrough of said first conductivity type be- 
tween said second and third layers and having an 
a V-notch extending into said region; 
a first doped layer abutting said region and a portion 
of a first edge of said V-notch, said first layer being 
of said second conductivity type, 
a second doped layer having a portion thereof abut- 
ting said region and a portion of a second edge of 
said V-notch, said second layer being of said first 
conductivity type and having a carrier concentra- 
tion greater than said region, 
a third doped layer abutting said second layer remote 
from said region and abutting another portion of 
said second edge of said V-notch, said third layer 
being of said second conductivity type, 
an insulating layer abutting said region and said first, 
second, and third layers in contact with said first 
and second edges of said V-notch, said insulating 
layer further contacting portions of said first and 
third layers remote from said V-notch, 
a source electrode in ohmic contact with another 
portion of said first layer remote from said V- 
notch, 
a drain electrode having a portion thereof in ohmic 
contact with another portion of said third layer 
remote from said V-notch and another portion 
thereof in ohmic contact with a portion of said 
second layer remote from said V-notch, 
a gate electrode abutting said insulating layer, 
said region having a relatively low impedance from 
said first layer, a long said first edge of said V- 
notch, around the apex of said V-notch, and a long 
said second edge of said V-notch to said second 
layer in response to a zero bias being applied to said 
gate electrode, and 
said second layer forming a stopping channel there- 
through to electron conductance during said zero 
biasing and forming a short channel length electron 
conductance path therethrough with fast response 
time in response to a positive bias being applied to 
said third electrode; 
said drain and source electrodes of said first and sec- 
ond transistors respectively being formed by a 
common metal electrode in ohmic contact with 
opposite conductivity doped layers of said first and 
second transistors respectively; and 
said gate electrodes of said first and second transistors 
being substantially short circuited together. 
16. The device of claim 15 wherein said substrate has 
a <loo> crystalline structure and said V notch is 
formed in <111> stopping planes of said substrate. 
15 
14. The device of claim 13 wherein ions are implanted 20 
30 
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